

AMENDMENTS TO THE CLAIMS

1. (Currently amended) A method for fabricating an integrated structure including a semiconductor device and connector structures for connecting the semiconductor device to a motherboard, the method comprising the steps of:

forming a first layer on a plate transparent to ablating radiation, the first layer having a first set of conductors disposed therein, the first set of conductors connecting to bonding pads, the bonding pads being spaced with a first spacing distance in accordance with a required spacing of connections to the motherboard;

forming a second layer on the semiconductor device, the second layer having a second set of conductors disposed therein connecting to the semiconductor device;

forming studs on one of the first layer and the second layer ~~and a third layer on the other of the first layer and the second layer~~, the studs being spaced with a second spacing distance less than the first spacing distance;

forming a third layer on the one of the first layer and the second layer not having studs thereon;

forming vias in the third layer, the vias being spaced in accordance with the second spacing distance;

aligning the studs to the vias;

attaching the semiconductor device to the first layer, so that the first set of conductors and the second set of conductors are connected through the studs;

attaching a support structure to the first layer, so that the support structure surrounds the semiconductor device, the support structure having an area corresponding to an area occupied by the bonding pads;

ablating an interface between the first layer and the plate using ablating radiation transmitted through the plate, thereby detaching the plate; and

attaching the connector structures to the bonding pads.

2. (Cancelled)

1 3. (Original) A method according to claim 1, wherein the connector structures form one of a
2 pin grid array (PGA), a ball grid array (BGA), a C4 array and a land grid array (LGA).

1 4. (Currently amended) A method according to claim 1 [[2]], wherein said step of attaching
2 the support structure is performed before said step of attaching the semiconductor device and
3 before said ablating step.

1 5. (Currently amended) A method according to claim 1 [[2]], wherein said step of attaching
2 the support structure is performed after said step of attaching the semiconductor device and
3 before said ablating step.

1 6. (Currently amended) A method according to claim 1 [[2]], wherein the motherboard is
2 characterized by a thermal coefficient of expansion (TCE), and the support structure is
3 provided with a TCE approximately that of the motherboard.

7. (Cancelled)

1 8. (Currently amended) A method according to claim 1 [[2]], further comprising the step of
2 filling a gap between the semiconductor device and the surrounding support structure.

1 9. (Original) A method according to claim 1, further comprising the step of exposing the
2 bonding pads, before said step of attaching the connector structures.

1 10. (Original) A method according to claim 1, wherein the studs are formed on the first layer,
2 and the first layer is provided with an adhesive layer for bonding to the third layer.

1 11. (Original) A method according to claim 1, wherein the second set of conductors is
2 arranged in a plurality of metal layers, the number of said metal layers being less than a number
3 of layers required for fanout to the bonding pads spaced with the first spacing distance.

4 12. (Currently amended) A method for fabricating an integrated structure including a
5 semiconductor device and connector structures for connecting the semiconductor device to a
6 motherboard, the method comprising the steps of:

7 forming a first layer on a plate transparent to ablating radiation, the first layer having a
8 first set of conductors disposed therein, the first set of conductors connecting to bonding pads,
9 the bonding pads being spaced with a first spacing distance in accordance with a required
10 spacing of connections to the motherboard;

11 forming a second layer on the semiconductor device, the second layer having a second
12 set of conductors disposed therein connecting to the semiconductor device;

13 forming a plurality of C4 connectors on the second layer, the C4 connectors being
14 spaced with a second spacing distance less than the first spacing distance;

15 aligning the C4 connectors to the first layer;

16 attaching the C4 connectors to the first layer, so that the first set of conductors and the
17 second set of conductors are connected;

18 attaching a support structure to the first layer, so that the support structure surrounds
19 the semiconductor device, the support structure having an area corresponding to an area
20 occupied by the bonding pads;

21 ablating an interface between the first layer and the plate using ablating radiation
22 transmitted through the plate, thereby detaching the plate; and

23 attaching the connector structures to the bonding pads.

13. (Cancelled)

1 14. (Original) A method according to claim 12, wherein the connector structures form one of
2 a pin grid array (PGA), a ball grid array (BGA), a C4 array and a land grid array (LGA).

1 15. (Currently amended) A method according to claim 12 ~~[[13]]~~, wherein said step of
2 attaching the support structure is performed before said step of attaching the C4 connectors
3 ~~semiconductor device~~ and before said ablating step.

1 16. (Currently amended) A method according to claim 12 [[13]], wherein the motherboard is
2 characterized by a thermal coefficient of expansion (TCE), and the support structure is
3 provided with a TCE approximately that of the motherboard.

17. (Cancelled)

1 18. (Currently amended) A method according to claim 12 [[13]], further comprising the step
2 of filling a gap between the semiconductor device and the support structure and a gap between
3 the semiconductor device and the first layer surrounding the C4 connectors.

1 19. (Original) A method according to claim 12, further comprising the step of exposing the
2 bonding pads, before said step of attaching the connector structures.

1 20. (Original) A method according to claim 12, wherein the second set of conductors is
2 arranged in a plurality of metal layers, the number of said metal layers being less than a number
3 of layers required for fanout to the bonding pads spaced with the first spacing distance.

1 21. (Withdrawn) An integrated structure including a semiconductor device and connector
2 structures for connecting the semiconductor device to a motherboard, the integrated structure
3 comprising:

4 a first layer having a first set of conductors disposed therein, the first layer having an
5 upper surface and a lower surface, the first set of conductors connecting to bonding pads
6 disposed on the lower surface, the bonding pads being spaced with respect to each other with a
7 first spacing distance in accordance with a required spacing of connections to the motherboard;

8 the semiconductor device;

9 a second layer disposed on the semiconductor device and in contact therewith, the
10 second layer having a second set of conductors disposed therein connecting to the
11 semiconductor device, the second layer facing the first layer;

12 a plurality of connectors connecting the first set of conductors to the second set of
13 conductors, said connectors being one of (1) a set of stud/via connectors and (2) a set of C4
14 connectors, said connectors being spaced with respect to each other with a second spacing
15 distance less than the first spacing distance;

16 a support structure attached to the upper surface of the first layer and surrounding the
17 semiconductor device, a gap between said support structure and the semiconductor device
18 being filled with a fill material; and

19 connector structures connected to the bonding pads.

1 22. (Withdrawn) An integrated structure according to claim 21, wherein the connector
2 structures form one of a pin grid array (PGA), a ball grid array (BGA), a C4 array and a land
3 grid array (LGA).

1 23. (Withdrawn) An integrated structure according to claim 21, wherein the motherboard is
2 characterized by a thermal coefficient of expansion (TCE), and the support structure is
3 provided with a TCE approximately that of the motherboard.

1 24. (Withdrawn) An integrated structure according to claim 21, wherein the support structure
2 has an area corresponding to an area occupied by the bonding pads.

1 25. (Withdrawn) An integrated structure according to claim 21, wherein said plurality of
2 connectors are a set of C4 connectors, and the fill material fills a gap between the
3 semiconductor device and the first layer surrounding said C4 connectors.

1 26. (Withdrawn) An integrated structure according to claim 21, wherein said plurality of
2 connectors are a set of stud/via connectors, and said integrated structure further comprises a
3 third layer interposed between the first layer and the second layer and having vias formed
4 therein.